Abstract
Introduction
Basically, the synthesis of analog circuit components is targeted at an optimal implementation of a desired functionality constraint by the chosen solid-state technology, circuit technique, and layout style. Successful application of automated design techniques with a high degree of reliability and reproducibility, requires that the experience of a designer ultimately familiar with analog circuit design is fully included in the layout concept of the analog array.
In the past, several common methods have been explored for automatic generation of analog layout components: For example, OASYS [7] , IDAC [4] , and STAIC [8] , support the synthesis of special analog circuits based on pre-structured, partly hierarchical subsystems. These systems are able to realize the performance characteristics specified by the designer. The actual layout implementation and its influence on performance characteristics is often not taken into consideration. However, all three approaches are restricted to pre-structured circuits.
OPASYN [ 131 uses pre-designed, optimized layouts, and takes various layout factors into account. Here especially opamps are considered. Other tools, such as ANAGRAM [5] , are exclusively specialized on layout generation and do not modify the actual electrical circuit. Using pre-defined macro libraries, ANAGRAM synthesizes an optimized layout configuration from a given netlist. The chosen library approach constitutes a fundamental limit of this method since an enormous number of pre-designed layout blocks is required. In the ILAC system [4] , the library of fixed layout cells is replaced by more flexible, parameterized module generators, known from digital technique [lo] . SLAM [2] recognizes a set of analog CMOS circuit primitives. A relatively small number of module layout generators is required.
All these methods are mainly applicable to reduce the design time and cost. But if the market for an application is small the manufacturing cost has to be reduced as well. In the digital domain this is done by using gate array and sea-ofgates technologies [ 121. Mixed analog/digital arrays have been fabricated for the prototyping of the interfaces between analog signals and complex digital components [6] .
Concepts based on pre-fabricated device layouts could not gain broad acceptance because of various problems for analog applications [20] [2 13 . For example, if EMC aspects are ignored during automatic layout synthesis, the resulting chips might completely fail to function. Further, the insufficient flexibility concerning the availability of specialized devices restricts the application within mixed analog-digital circuits [11] [19].
The layout style presented in this paper is based on a strictly regular arrangement of pre-designed device components, further referred to as the master layout. Metal wiring is used to customize the interconnection of the functional blocks and to control the device sizes for optimal electrical performance. The proposed concept is characterized by mainly two factors: First, the universal structure of the master layout can be used for a wide variety of circuit applications. Second, using metal wires to control the device sizes provides an inexpensive and flexible mechanism for tuning the circuit performance. Our concept is generally applicable for standard CMOS technologies. In contrast to [18] our concept is based on a hierarchy of module generators by combining the hierarchy of a new, fully regular analog layout concept with the functional decomposition of the analog circuit outlined in [9] . The circuit structure has the only restriction to be implementable in a CMOS technology.
In the next section we present the basic principles of the analog layout array. Section 3 describes the implementation of a hierarchically structured generator library, adapted to the analog layout array. Section 4 introduces several sample circuits that have been successfully implemented, Section 5
shows the results and explains the future work.
The analog layout array

Device arrangement
The layout structure is based on a hierarchical, regular arrangement of devices and reflects common requirements for analog circuit designs. As generally known, the basic components of analog CMOS circuitry are differential amplifiers, current mirrors and transfer gates. Consequently, each of the analog array's cells contains all devices necessary for building these components: a differential transistor pair, a load transistor pair and a current mirror transistor pair.
Depending on the type of load transistors, we distinguish between two basic cell types: (1) "Passive" cells apply load transistor pairs of long channel length and (2) shifter, multiplier etc. The block customization is done by pre-defined routing masks which encode the specific interconnection structure. The regular structure of the clusters makes the routing masks independent of the position of the actual circuit components. This way, the regular structure leads to a calculable device coupling.
Device sizing
In analog CMOS circuit technology the size of passive and active devices must be tuned to the specific application. The necessary channel width W can range over several decades, depending on whether the transistor realizes a high transconductance (e. g. the differential transistor stage), a high output impedance (load and current mirror transistors) or a transfer gate. In contrast, the differentiation between A comb transistor layout is used, the gate combs of which are binarily weighted according to their channel widths. The W/L-ratio can be controlled by connecting multiple transistor primitives in parallel using a corresponding routing pattern. The granularity of W values is determined by the width of the smallest transistor available. Figure 2 shows the master transistor layout of a N differential pair with L = 5pm, W = 3 . . .1533pm and gives an example of the routing pattern for the largest possible W/L-ratio.
Similar to transistors, different resistor and Poly-Si capacitor values are composed by connecting or shortening individual binarily weighted elements.
For the master design, the applicable sizing ranges are determined by the range of the power supply voltage, the output voltage and current ranges and the characteristics of the chosen technology.
Clusters within the same line are connected to a common supply rail which has a dynamic low-impedance. A MOStransistor's gate capacity is used for buffering the supply voltages Voo and VSS which prevents dynamic couplings between subcircuits. Furthermore, the supply rail contacts the substrate and provides a routing channel for sensitive, statically loaded wires (d. c. routing channel). The underlying P+-area of the substrate contact prevents electric coupling of noise from the substrate.
For dynamically driven wires, coupling between them and the supply voltage must be prevented. For this pur- A poly-Si layer serves as a guard and may be applied to a guarding potential. Its geometry allows the routing of balanced and unbalanced wires. Figure 3 shows the position of the routing channels in a cluster line.
Automated layout synthesis
The structure of the regular analog layout array is well suited to be transferred into a hierarchy of module generators. As each cluster contains a set of 4 different cells surrounded by special supply rails, a cluster module generator may achieve the placement of the 4 lower level cell generator instances by applying various parameters. These parameters determine, for example, the master's sizing ranges computed during the array design process. They represent constraints for the generation of the master's layout while the actual transistor channel widths of the devices is a parameter for customizing an application.
Module generator library
In order to apply the described master structure in an automatic design system, a special module generator library was defined. The library is implemented within a C++ differentiation introduced by the layout style the cell generators are specialized to built active and passive, n-type and p-type cells. These cell generators are subordinate to the cluster generator. This level contains only one generator that is able to build more complex circuits by placing each of the 4 discribed cell generators and interconnecting them by routing channels. The top level generator is responsible for constructing a complete circuit by arranging a number of clusters which are separated and framed by the d. c. routing channels and the supply rails. Figure 8 shows the hierarchical diagram of all the mentioned generator levels.
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The layout synthesis is divided into two steps: (1) the construction of the pre-designed layout array (the master layout) and (2) the circuit customization. For this purpose, the module generators can be used by parameter in two different operation modes. The first mode enables the generation of all layers within the silicon wafer needed for the master layout, for example Wells, Diffusions, Poly-Si, etc. The second mode is used for generating the wiring layers, such as Metal, Contact and Via. The generators of all levels are controlled by parameter sets which can guarantee the universality of the concept. A framework around the MasterPairTran = STACK (MasterTran, Figure 7 . The layout of a "MasterPairTran" MasterTran(mirr0rXY)). abutment-operation STACK. Figure 7 does the same for duplicating a basic structure like the "MasterTran" to form the functional block "MasterPairTran" on the next higher level. The generators on top of this level are called cell generators and compose entire circuit blocks like opamps library works as a guide through the design process and enables the designer to manipulate the parameter specification necessary for generating the correct layout structures (technology, electrical parameter such as capacities and resistor sizes, physical parameter like width, length and channel types of transistors, and geometrical parameter for example the allowed width of a cluster or a routing channel). So far, the basic level and the functional level are implemented and tested successfully for different technologies. These generator levels were used for several sample circuits described below. Figure 9 shows the block diagram of a quadrature demodulator, the structural synthesis of which has been introduced in [9] . This block diagram includes various circuit blocks (stimulus driver, pulse shaper etc.) each of which occupies its own layout cluster. The entire layout is based on a pre-structured arrangement of 3 by 2 clusters. 68 out of 120 transistors and 32 out of 60 resistors are connected in 5 out of 6 clusters to form the circuit. The demodulator chip has been fabricated in a 3 micron CMOS technology.
Chaotic signals have a wide frequency spectrum and their applications are comparable to noise signals [3] . A circuit which shows the dynamic behavior of Chua's circuit [14] has been realized on the analog layout array. Figure 10 shows the block diagram. The chaos generator circuit has been designed on an arrangement of 3 by 3 clusters and has been fabricated in a 2 micron CMOS technology.
A delta-sigma analog-digital converter is characterized by the small extend of the analog part -the delta-sigma modulator (AZM). Figure 11 shows the block diagram of Table 2 . Experimental results qualify the introduced layout concept to integrate analog and mixed analog-digital circuit components up to medium degrees of difficulty in a customer-oriented way, esp. when dealing with small IC numbers and a short time to market. The layout methodology enables a highly automated layout synthesis process. Future work will include the link to the structural synthesis of analog components. The module generators for higher design levels are presently worked on. In order to support the selection and configuration of the module generators, concepts for a suitable framework and its link to commercial design systems are currently developed.
